A Flexible LDPC/Turbo Decoder Architecture
نویسندگان
چکیده
منابع مشابه
A Flexible LDPC/Turbo Decoder Architecture
Low-density parity-check (LDPC) codes and convolutional Turbo codes are two of the most powerful error correcting codes that are widely used in modern communication systems. In a multi-mode baseband receiver, both LDPC and Turbo decoders may be required. However, the different decoding approaches for LDPC and Turbo codes usually lead to different hardware architectures. In this paper we propose...
متن کاملA Flexible LDPC code decoder with a Network on Chip as underlying interconnect architecture
LDPC (Low Density Parity Check) codes are among the most powerful and widely adopted modern error correcting codes. The iterative decoding algorithms required for these codes involve high computational complexity and high processing throughput is achieved by allocating a sufficient number of processing elements (PEs). Supporting multiple heterogeneous LDPC codes on a parallel decoder poses seri...
متن کاملDesign of a Transport Triggered Architecture Processor for Flexible Iterative Turbo Decoder
In order to meet the requirement of high data rates for the next generation wireless systems, the efficient implementation of receiver algorithms is essential. On the other hand, the rapid development of technology motivates the investigation of programmable implementations. This paper summarizes the design of a programmable turbo decoder as an applicationspecific instruction-set processor (ASI...
متن کاملA Review on Parallel LDPC Decoder Architecture
Low Density Parity Check (LDPC) codes offer excellent error correcting performance and is being widely considered in next generation industry standards. The main challenge with implementing Parallel Decoder Architecture for LDPC codes is the interconnection of the functional units at the top level. For applications that require high throughput and low power dissipation and tolerate a fixed code...
متن کاملA Low Complexity Block Turbo Decoder Architecture
We present a low-complexity architecture designed for the decoding of block turbo codes. In particular we simplify the implementation of Pyndiah’s algorithm by not memorizing any of the concurrent codewords generated by the Chase search.
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Signal Processing Systems
سال: 2010
ISSN: 1939-8018,1939-8115
DOI: 10.1007/s11265-010-0477-6